Area efficient CMOS charge pump circuits
نویسندگان
چکیده
This paper describes the operation of three types of charge pump circuits. Power efficiency theory of charge pumps is discussed. A method of estimating the output ripple of a charge pump from the size of the capacitors used is described. A new charge pump circuit that uses two cascoded buffer transistors to improve the area efficiency is proposed.
منابع مشابه
New four-phase generation circuits for low-voltage charge pumps
A new four-phase clock generator for the four-phase charge pumping circuits for very low supply voltages using 0.5pm double poly CMOS technology to generate high boosted voltages is presented. With the new clock generator, the ten-stage charge pump can efficiently pump to 9V at supply voltage of 1V.
متن کامل50V All-PMOS Charge Pumps Using Low-Voltage Capacitors
In this work, two high-voltage charge pumps are introduced. In order to minimize the area of the pumping capacitors, which dominates the overall area of the charge pump, high density capacitors have been utilized. Nonetheless, these high density capacitors suffer from low breakdown voltage which is not compatible with the targeted high voltage application. To circumvent the breakdown limitation...
متن کاملA 0.5-5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump
A 0.5–5 GHz wide-range multiphase delay-locked loop (MDLL) with a calibrated charge pump is presented. A multiperiod-locked technique is used to enhance the input frequency range of a MDLL and avoid the harmonic-locked problem. The charge pump current is also calibrated to reduce the static phase error. This MDLL has been fabricated in 0.13m CMOS process. The measured root-mean-square and peak-...
متن کاملA High-Speed, Low-Power Phase Frequency Detector and Charge-Pump Circuits for High Frequency Phase-Locked Loops∗
In this paper, we introduce a high-speed and low-power Phase-Frequency Detector (PFD) that is designed using a modified TSPC (True Single-Phase Clock) positive edge triggered D flip-flop . The proposed PFD has a simple structure with using only 19 transistors. The operation range of this PFD is over 1.4GHz without using additional prescaler circuits. Furthermore, the PFD has a dead zone less th...
متن کاملAnalytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-N PLLs
We present an analytical frequency-domain phase noise model for fractional-N phase-locked loops (PLL). The model includes the noise of the crystal reference, the reference input buffer, the voltage-controlled oscillator (VCO), the loop filter, charge pump device noise, sigma-delta modulator (SDM) noise including its effect on the in-band phase noise. Thermal device noise of the charge pump and ...
متن کامل